



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/806,612	03/23/2004	Joseph J. Nahas	SC13159TC	2447

23125 7590 05/19/2006

FREESCALE SEMICONDUCTOR, INC.  
LAW DEPARTMENT  
7700 WEST PARMER LANE MD:TX32/PL02  
AUSTIN, TX 78729

EXAMINER

OCHOA, JUAN CARLOS

ART UNIT PAPER NUMBER

2123

DATE MAILED: 05/19/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No. 10/806,612	Applicant(s) NAHAS, JOSEPH J.	
	Examiner Juan C. Ochoa	Art Unit 2123	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 21 March 2006.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-36 and 38-41 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-36 and 38-41 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 23 March 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

### DETAILED ACTION

1. The amendment filed 3/21/06 has been received and considered. Claims 1–36 and 38–41 are presented for examination.

### ***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

4. Claims 1–4, 6, 12–14, and 41 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim et al., (Kim hereinafter), Macro Model and Sense Amplifier for a MRAM, taken in view of Savtchenko et al., (Savtchenko hereinafter), U.S. Patent 6,545,906.

5. As to claim 1, Kim discloses a method for simulating a magneto resistive memory device of a magneto resistive random access memory (MRAM) having a first conductor,

a second conductor, and a magnetic tunnel junction (MTJ), the first conductor disposed substantially orthogonal to the second conductor, the MTJ disposed between the first conductor and the second conductor, the method comprising: calculating a first and a second current in the first and second conductor (see page 898, col. 1, last two lines and col. 2, lines 1–8); detecting an indication of a transition of one of the first current and the second current across a threshold (see page 899, col. 1, lines 6–15); modifying a status of an operating condition of a plurality of operating conditions in response to the detecting the indication of the transition (see page 899, col. 1, lines 15–20); and outputting a bit state that is dependent upon a status of the plurality of operating conditions (see page 899, col. 1, lines 3–6).

6. While Kim discloses outputting a bit state that is dependent upon a status of the plurality of operating conditions, Kim fails to disclose outputting a bit state that is dependent upon a specific sequence of a status of the plurality of operating conditions.

7. Savtchenko discloses outputting a bit state that is dependent upon a specific sequence of a status of the plurality of operating conditions. (See col.9, lines 10–11 and lines 29–31).

8. Kim and Savtchenko are analogous art because they are both related to semiconductor random access memory devices that utilize a magnetic field.

9. Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to utilize the dependency upon a specific sequence of Savtchenko in the method of Kim because Savtchenko using the same timed pulse sequence writes to the MRAM device using two distinct modes; a direct write mode or a

Art Unit: 2123

toggle write mode (see col. 3, lines 54–60), and as a result, Savtchenko reports the following improvements over his prior art: an improved method of writing to a magneto resistive random access memory device which is highly selectable, has an improved error rate, and has a switching field that is less dependant on shape (see col. 2, lines 1–16).

10. As to claim 2, Kim discloses a method further comprising: calculating a current conducted through the MTJ based on a logic value of the bit state (see page 899, col. 1, lines 25–30).

11. As to claim 3, Kim discloses a method further comprising: modeling a conductance value of the MTJ in each of two bit states using an equation having an equivalent form of  $G(A+BV+CV^2)$ , where  $G$  is a conductance value of the MTJ,  $A$ ,  $B$ , and  $C$  are zero, first, and second order voltage coefficient parameters, and  $V$  is a MTJ bias voltage value (see page 899, col. 2, lines 6–12).

12. Claim 3 has been given a broad reasonable interpretation by the Examiner. The Examiner notes that the step disclosed in (page 899, col. 2, lines 6–12) is functionally equivalent to the results produced by the step expressly claimed in Applicant's dependent claim 3. Therefore, the "product" that is produced by performing the step disclosed in dependent claim 8 is the functional equivalent of the "product" that is produced in (page 899, col. 2, lines 6–12). Although the "step" by which the end result is different, the final result for the "step" is identical.

13. As to claim 4, Kim discloses a method utilizing a first set of zero, first, and second order voltage coefficient parameters for the conductance value for a first bit

Art Unit: 2123

state and utilizing a second set of, zero, first, and second order voltage coefficient parameters for the conductance value for a second bit state (see page 899, col. 2, lines 6–12).

14. Claim 4 has been given a broad reasonable interpretation by the Examiner. The Examiner notes that the step disclosed in (page 899, col. 2, lines 6–12) is functionally equivalent to the results produced by the step expressly claimed in Applicant's dependent claim 4. Therefore, the "product" that is produced by performing the step disclosed in dependent claim 8 is the functional equivalent of the "product" that is produced in (page 899, col. 2, lines 6–12). Although the "step" by which the end result is different, the final result for the "step" is identical.

15. As to claim 6, Kim discloses a method further comprising: calculating A, B, and C as a function of temperature (see page 899, col. 2, lines 6–12).

16. As to claim 12, Kim discloses a method wherein the detecting an indication of a transition of one of the first current and the second current across a threshold, further includes: calculating a first magnetic field from the first current; calculating a second magnetic field from the second current; detecting a transition of one of the first magnetic field and the second magnetic field across a threshold (see page 899, col. 1, lines 20–25).

17. Claim 12 has been given a broad reasonable interpretation by the Examiner. The Examiner notes that the step disclosed in (page 899, col. 1, lines 20–25) is functionally equivalent to the results produced by the step expressly claimed in Applicant's dependent claim 12. Therefore, the "product" that is produced by performing the step

disclosed in dependent claim 8 is the functional equivalent of the “product” that is produced in (page 899, col. 1, lines 20–25). Although the “step” by which the end result is different, the final result for the “step” is identical.

18. As to claim 13, Kim discloses a method wherein the plurality of operating conditions include a condition indicative of a presence of a current in the first conductor above a predetermined threshold (see page 899, col. 1, lines 11–15).

19. As to claim 14, Kim discloses a method wherein the threshold is a first threshold corresponding to the first current exceeding a lower threshold while increasing (see page 899, col. 1, lines 9–15).

20. As to claim 41, this claim recites a computer readable medium having stored instructions for performing the method of claim 1. Kim discloses an a HSPICE macro-model (see page 901, col. 1, last paragraph, lines 6–7) for performing a method that anticipates claim 1 and, therefore claim 41 is rejected for the same reasons given above.

21. Claims 29–31, 33, and 39–40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim taken in view of Das et al., (Das (2) hereinafter), Universal HSPICE Macro model For Giant Magneto resistance Memory Bits.

22. As to claim 29, Kim discloses a method for simulating a magneto resistive memory device in an integrated circuit magneto resistive random access memory (MRAM) having a first conductor, a second conductor, and a magnetic tunnel junction (MTJ), the first conductor disposed substantially orthogonal to the second conductor,

Art Unit: 2123

the MTJ disposed between the first conductor and the second conductor, the method comprising: calculating an indication of a first magnetic field applied to the MTJ, the first magnetic field generated by current in the first conductor; calculating an indication of a second magnetic field applied to the MTJ, the second magnetic field generated by current in the second conductor (see page 898, col. 1, last two lines and col. 2, lines 1–8); detecting indications of transitions of the first magnetic field and the second magnetic field across one or more thresholds (see page 899, col. 1, lines 6–15); and providing a state machine having one or more state variables with transitions in the state machine being dependent upon detected indications of transitions of the first magnetic field and the second magnetic field and a state of the one or more state variables, wherein state variables of the state machine include at least three of: a state variable indicative of a presence of the first magnetic field above a predetermined threshold (see page 899, col. 1, lines 9–20); a state variable indicative of a presence of the second magnetic field above a predetermined threshold (see page 899, col. 1, lines 9–20). Examiner interprets “stored data are not changed if the amount of current is not sufficient” as above a predetermined threshold.

23. While Kim discloses providing a state machine having one or more state variables with transitions in the state machine being dependent upon detected indications of transitions of the first magnetic field and the second magnetic field and a state of the one or more state variables, Kim fails to disclose a state variable indicative of a presence of the first magnetic field above a predetermined threshold preceding a presence of the second magnetic field above a predetermined threshold and a state



variable indicative of a presence of the second magnetic field above a predetermined threshold preceding a presence of the first magnetic field above a predetermined threshold.

24. Das (2) discloses a state variable indicative of a presence of the first magnetic field above a predetermined threshold preceding a presence of the second magnetic field above a predetermined threshold and a state variable indicative of a presence of the second magnetic field above a predetermined threshold preceding a presence of the first magnetic field above a predetermined threshold. (See "soft layer switching thresholds will depend upon the state of magnetization of the hard layer. As a result, the upward gradient of a major loop may not at all be equal to the downward gradient of a minor loop; neither the breakpoints on the curve would be symmetric." in page 2065, col. 1, next to last paragraph, last 10 lines).

25. Kim and Das (2) are analogous art because they are both related to semiconductor random access memory devices that utilize a magnetic field.

26. Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to utilize the threshold dependency of Das (2) in the method of Kim because Das (2) models both spin-valve and pseudo-spin valve GMR memory bits with a simple circuit macro model that can easily be incorporated into HSPICE2 simulations (see page 2063, col. 1, lines 13–15), and as a result, Das (2) reports the following improvement over his prior art: modeling which incorporates the transient thermal behavior of the bits and the sense-current dependency of the word current (write) thresholds (see 2063, col. 1, lines 16–25).

27. As to claim 30, Kim discloses a method further comprising: modeling a conductance value of the MTJ in each of two bit states using an equation having an equivalent form of  $G(A+BV+CV^2)$ , where G is a conductance value of the MTJ, A, B, and C are zero, first, and second order voltage coefficient parameters, and V is a MTJ bias voltage value (see page 899, col. 2, lines 6–12).

28. Claim 30 has been given a broad reasonable interpretation by the Examiner. The Examiner notes that the step disclosed in (page 899, col. 2, lines 6–12) is functionally equivalent to the results produced by the step expressly claimed in Applicant's dependent claim 30. Therefore, the "product" that is produced by performing the step disclosed in dependent claim 8 is the functional equivalent of the "product" that is produced in (page 899, col. 2, lines 6–12). Although the "step" by which the end result is different, the final result for the "step" is identical.

29. As to claim 31, Kim discloses a method utilizing a first set of zero, first, and second order voltage coefficient parameters for the conductance value for a first bit state and utilizing a second set of, zero, first, and second order voltage coefficient parameters for the conductance value for a second bit state (see page 899, col. 2, lines 6–12).

30. Claim 31 has been given a broad reasonable interpretation by the Examiner. The Examiner notes that the step disclosed in (page 899, col. 2, lines 6–12) is functionally equivalent to the results produced by the step expressly claimed in Applicant's dependent claim 31. Therefore, the "product" that is produced by performing the step disclosed in dependent claim 8 is the functional equivalent of the "product" that is

produced in (page 899, col. 2, lines 6–12). Although the “step” by which the end result is different, the final result for the “step” is identical.

31. As to claim 33, Kim discloses a method further comprising: calculating A, B, and C as a function of temperature (see page 899, col. 2, lines 6–12).

32. As to claim 39, Kim discloses a method wherein the threshold is a first threshold corresponding to the first magnetic field exceeding a lower threshold while increasing (see page 899, col. 1, lines 9–15).

33. As to claim 40, Kim discloses a method wherein the calculating an indication of a first magnetic field applied to the MTJ further includes calculating a first current in the first conductor; the calculating an indication of a second magnetic field applied to the MTJ further includes calculating a second current in the second conductor (see page 899, col. 1, lines 20–25).

34. Claim 40 has been given a broad reasonable interpretation by the Examiner. The Examiner notes that the step disclosed in (page 899, col. 1, lines 20–25) is functionally equivalent to the results produced by the step expressly claimed in Applicant’s dependent claim 40. Therefore, the “product” that is produced by performing the step disclosed in dependent claim 8 is the functional equivalent of the “product” that is produced in (page 899, col. 1, lines 20–25). Although the “step” by which the end result is different, the final result for the “step” is identical.

35. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kim taken in view of Savtchenko as applied to claims 3, and further in view of Bodhisattva Das and

William C. Black, (Das hereinafter), A Generalized HSPICE™ Macro-Model for Pinned Spin-Dependent-Tunneling Devices.

36. As to claim 5, while the Kim–Savtchenko method discloses simulating an MTJ MRAM modeling a conductance value of the MTJ in each of two bit states, the Kim–Savtchenko method fails to disclose utilizing a first set of coefficients for the conductance value for a positive MTJ bias voltage and utilizing a second set of coefficients for the conductance value for a negative MTJ bias voltage, in at least one of the two bit states.

37. Das discloses utilizing a first set of coefficients for the conductance value for a positive MTJ bias voltage and utilizing a second set of coefficients for the conductance value for a negative MTJ bias voltage, in at least one of the two bit states. (See page 2890, col. 1, lines 18–22).

38. Claim 5 has been given a broad reasonable interpretation by the Examiner. The Examiner notes that the process disclosed in Das (page 2890, col. 1, lines 18–22) is functionally equivalent to the results produced by the steps expressly claimed in Applicant's independent claim 5. Therefore, the "product" that is produced by performing the steps disclosed in independent claim 5 is the functional equivalent of the "product" that is produced in Das (page 2890, col. 1, lines 18–22). Although the "process" by which the end result is different, the final result for the "process" is identical.

39. Kim, Savtchenko, and Das are analogous art because they are both related to computer model simulations for MTJ MRAM cells.

40. Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to utilize the method of Das in the Kim–Savtchenko method because Das models the quasi-static hysteretic nature and thermal effects of an SDT device (see page 2889, col. 1, lines 25–28), and as a result, Das improves over his previous model for different types of giant magneto resistance (GMR) memory bits. (See page 2889, col. 1, lines 28–30).

41. Claims 7 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim taken in view of Savtchenko as applied to claims 1 and 3 above, and further in view of Maxim et al., (Maxim hereinafter), A Novel Behavioral Method of SPICE Macro–modeling of Magnetic Components Including the Temperature and Frequency Dependencies.

42. As to claim 7, while the Kim–Savtchenko method for simulating an MTJ MRAM modeling a conductance value of the MTJ in each of two bit states, the Kim–Savtchenko method fails to disclose values of G, A, B, and C generated by fitting low resistance state conductance data, high resistance state conductance negative bias voltage data, and high resistance state conductance positive bias voltage data for predetermined temperatures with second order polynomials; and fitting individual polynomial coefficient parameters to first order temperature polynomials.

43. Maxim discloses a method wherein values of G, A, B, and C are generated by a method comprising: fitting low resistance state conductance data, high resistance state conductance negative bias voltage data, and high resistance state conductance positive

Art Unit: 2123

bias voltage data for predetermined temperatures with second order polynomials (see page 396, col. 1, lines 29–34); and fitting individual polynomial coefficient parameters to first order temperature polynomials (see page 397, col. 1, lines 3–14).

44. Maxim, Savtchenko, and Kim are analogous art because they are both related to macro-modeling of magnetic components.

45. Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to utilize the Macro-modeling of Maxim in the Kim–Savtchenko method because Maxim achieves portability of his macro-model to SPICE simulators that do not support time integral (SDT) and time derivative (DDT) predefined ABM functions (see page 398, col. 2, lines 4–7), and as a result, Maxim reports a high computational efficiency with no convergence problems (see page 399, col. 1, last paragraph, lines 1–4).

46. As to claim 15, Maxim discloses a method of SPICE macro-modeling of magnetic components for simulating wherein the calculating the first current and the calculating the second current are performed during each time step of a simulation of an MRAM memory (see page 398, col. 2, lines 8–16).

47. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kim taken in view of Savtchenko further in view of Maxim as applied to claim 7 above, and further in view of Peter Lancaster and Kestutis Salkauskas, (Lancaster hereinafter), Curve And Surface Fitting: An Introduction.

Art Unit: 2123

48. As to claim 8, while the Kim–Savtchenko–Maxim method models coefficients generated by fitting, the Kim–Savtchenko–Maxim method fails to disclose using one of a root mean square error or a weighted root mean square error in performing the fitting.

49. Lancaster discloses using one of a root mean square error in performing the fitting (see page 45, next to last paragraph). It is known in the art that least-squares fit is compatible to root-mean square error minimization, when fitting a curve to a set of data.

50. Kim, Savtchenko, Maxim, and Lancaster are analogous art because they are related to curve fitting.

51. Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to utilize the root mean square error of Lancaster in the Kim–Savtchenko–Maxim method because, when fitting a curve, Lancaster minimizes the sum of squared deviations (see page 44, last paragraph, lines 1–3), and as a result, Lancaster reports using a simpler function (see page 44, last paragraph, lines 8–9).

52. Claims 9 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim taken in view of Savtchenko further in view of Maxim as applied to claim 7 above, and further in view of Dimopoulos, (Dimopoulos hereinafter), Transport Polarisé En Spin Dans Les Jontions Tunnel Magnétiques: Le Rôle Des Interfaces Métal/Oxyde Dans Le Processus Tunnel.

53. As to claim 9, while the Kim–Savtchenko–Maxim method simulates an MTJ MRAM modeling a conductance value of the MTJ in each of two bit states, the Kim–Maxim method fails to adjust one or more of the individual polynomial coefficient

parameters to minimize a total error being measured between the second order polynomials and each of the low resistance state conductance data, the high resistance state conductance negative bias voltage data, and the high resistance state conductance positive bias voltage data.

54. Dimopoulos discloses adjusting one or more of the individual polynomial coefficient parameters to minimize a total error being measured between the second order polynomials and each of the low resistance state conductance data, the high resistance state conductance negative bias voltage data, and the high resistance state conductance positive bias voltage data (see page 146, Eq. 5.17; pages 152–154; page 160, lines 17–26; and page 161, line 1).

55. Kim, Savtchenko, Maxim and Dimopoulos are analogous art because they are related to magnetic tunnel junctions.

56. Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to utilize the error minimization of Dimopoulos in the Kim–Savtchenko–Maxim method because Dimopoulos fits experimental conductance curves for magnetic tunnel junctions (see page 160, lines 4–6), and as a result, Dimopoulos reports that his model describes accurately experimental data for the conductance of magnetic tunnel junctions accounting for observed temperature variations (see page 161, lines 6–9).

57. As to claim 11, Maxim discloses a eliminating one or more of the polynomial coefficient parameters, which have a minimal effect on error being measured (see page 397, col. 1, next to last paragraph, lines 2 and 5–8).



58. Claim 11 has been given a broad reasonable interpretation by the Examiner. The Examiner notes that the step disclosed in (page 397, col. 1, next to last paragraph, lines 2 and 5–8) is functionally equivalent to the results produced by the step expressly claimed in Applicant's dependent claim 11. Therefore, the "product" that is produced by performing the step disclosed in dependent claim 11 is the functional equivalent of the "product" that is produced in (page 397, col. 1, next to last paragraph, lines 2 and 5–8). Although the "step" by which the end result is different, the final result for the "step" is identical.

59. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kim taken in view of Savtchenko further in view of Maxim further in view of Dimopoulos as applied to claim 9 above, and further in view of Lancaster.

60. As to claim 10, while the Kim–Savtchenko–Maxim–Dimopoulos method models coefficients generated by fitting, the Kim–Savtchenko–Maxim–Dimopoulos method fails to disclose using one of a root mean square error or a weighted root mean square error in performing the fitting.

61. Lancaster discloses using one of a root mean square error in performing the fitting (see page 45, next to last paragraph). It is known in the art that least-squares fit is compatible to root-mean square error minimization, when fitting a curve to a set of data.

62. Kim, Savtchenko, Maxim, Dimopoulos, and Lancaster are analogous art because they are related to curve fitting.

63. Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to utilize the root mean square error of Lancaster in the Kim–Savtchenko–Maxim–Dimopoulos method because, when fitting a curve, Lancaster minimizes the sum of squared deviations (see page 44, last paragraph, lines 1–3), and as a result, Lancaster reports using a simpler function (see page 44, last paragraph, lines 8–9).

64. Claims 16–20, 22, and 26–28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim taken in view of Savtchenko, and further in view of Reiss et al., (Reiss hereinafter), Spinelectronics And Its Applications.

65. As to claim 16, Kim discloses a method of simulating a memory device of an MTJ MRAM, the method comprising: calculating an indication of a first magnetic field and an indication of a second magnetic field applied to the MTJ (see page 898, col. 1, last two lines and col. 2, lines 1–8); detecting an indication of a transition of one of the first magnetic field and the second magnetic field across a threshold (see page 899, col. 1, lines 6–15); modifying a status of an operating condition of a plurality of operating conditions in response to the detecting the indication of a transition (see page 899, col. 1, lines 15–20); and providing an output bit state for the memory device, the output bit state is dependent upon a status of the plurality of operating conditions (see page 899, col. 1, lines 3–6). While Kim discloses outputting a bit state that is dependent upon a status of the plurality of operating conditions, Kim fails to disclose outputting a bit state that is dependent upon a specific sequence of a status of the plurality of operating

conditions. Savtchenko discloses outputting a bit state that is dependent upon a specific sequence of a status of the plurality of operating conditions. (See col.9, lines 10–11 and lines 29–31). Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to utilize the dependency upon a specific sequence of Savtchenko in the method of Kim because Savtchenko using the same timed pulse sequence writes to the MRAM device using two distinct modes; a direct write mode or a toggle write mode (see col. 3, lines 54–60), and as a result, Savtchenko reports the following improvements over his prior art: an improved method of writing to a magneto resistive random access memory device which is highly selectable, has an improved error rate, and has a switching field that is less dependant on shape (see col. 2, lines 1–16).

66. While the Kim–Savtchenko method simulates a memory device of an MTJ MRAM, the Kim–Savtchenko method fails to disclose a method of simulating an MTJ MRAM with multiple free magnetic layers.

67. Reiss discloses a model of an MTJ MRAM with multiple free magnetic layers. (See page 292, last paragraph, lines 1–6 and page 301, Fig. 14).

68. Kim, Savtchenko, and Reiss are analogous art because they are related to Spinelectronics and its applications.

69. Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to utilize the model of Reiss in the Kim–Savtchenko method because Reiss studies how long-term Tunneling Magneto Resistance (TMR) behavior of tunnel junctions depends on the magnetic stability of the magnetically hard

and soft electrodes (see page 301, next to last paragraph, lines 1–2), and as a result, Reiss reports improved efficiency of tunneling systems with an additional exchange bias layer (see page 301, 2nd paragraph, lines 1–3).

70. As to claim 17, Kim discloses a method wherein the plurality of operating conditions include a condition indicative of a presence of the first magnetic field above a predetermined threshold, a condition indicative of a presence of the second magnetic field above a predetermined threshold, a condition indicative of a presence of the first magnetic field above a predetermined threshold preceding a presence of the second magnetic field above a predetermined threshold, and a condition indicative of a presence of the second magnetic field above a predetermined threshold preceding a presence of the first magnetic field above a predetermined threshold (see page 899, col. 1, lines 11–15).

71. As to claim 18, Kim discloses a method further comprising: calculating a current conducted through the magnetic tunnel junction (MTJ) of the memory device based on a logic value of the bit state (see page 899, col. 1, lines 25–30).

72. As to claim 19, Kim discloses a method further comprising: modeling a conductance value of the MTJ in each of two bit states using an equation having an equivalent form of  $G(A+BV+CV^2)$ , where  $G$  is a conductance value of the MTJ,  $A$ ,  $B$ , and  $C$  are zero, first, and second order voltage coefficient parameters, and  $V$  is a MTJ bias voltage value (see page 899, col. 2, lines 6–12).

73. Claim 19 has been given a broad reasonable interpretation by the Examiner. The Examiner notes that the step disclosed in (page 899, col. 2, lines 6–12) is functionally

equivalent to the results produced by the step expressly claimed in Applicant's dependent claim 19. Therefore, the "product" that is produced by performing the step disclosed in dependent claim 8 is the functional equivalent of the "product" that is produced in (page 899, col. 2, lines 6–12). Although the "step" by which the end result is different, the final result for the "step" is identical.

74. As to claim 20, Kim discloses a method utilizing a first set of zero, first, and second order voltage coefficient parameters for the conductance value for a first bit state and utilizing a second set of, zero, first, and second order voltage coefficient parameters for the conductance value for a second bit state (see page 899, col. 2, lines 6–12).

75. Claim 20 has been given a broad reasonable interpretation by the Examiner. The Examiner notes that the step disclosed in (page 899, col. 2, lines 6–12) is functionally equivalent to the results produced by the step expressly claimed in Applicant's dependent claim 20. Therefore, the "product" that is produced by performing the step disclosed in dependent claim 8 is the functional equivalent of the "product" that is produced in (page 899, col. 2, lines 6–12). Although the "step" by which the end result is different, the final result for the "step" is identical.

76. As to claim 22, Kim discloses a method further comprising: calculating A, B, and C as a function of temperature (see page 899, col. 2, lines 6–12).

77. As to claim 26, Kim discloses a method wherein the calculating an indication of a first magnetic field applied to the MTJ further includes calculating a first current in a first write conductor; the calculating an indication of a second magnetic field applied to the

Art Unit: 2123

MTJ further includes calculating a second current in a second write conductor (see page 899, col. 1, lines 20–25) the first write conductor is disposed substantially orthogonal to the second write conductor with the MTJ disposed between the first write conductor and the second write conductor (see page 897, Fig. 1).

78. Claim 26 has been given a broad reasonable interpretation by the Examiner. The Examiner notes that the step disclosed in (page 899, col. 1, lines 20–25) is functionally equivalent to the results produced by the step expressly claimed in Applicant's dependent claim 26. Therefore, the "product" that is produced by performing the step disclosed in dependent claim 8 is the functional equivalent of the "product" that is produced in (page 899, col. 1, lines 20–25). Although the "step" by which the end result is different, the final result for the "step" is identical.

79. As to claim 27, Kim discloses a method wherein the calculating an indication of a first magnetic field applied to the MTJ further includes calculating the first magnetic field from the first current; the calculating an indication of a second magnetic field applied to the MTJ further includes calculating the second magnetic field from the second current (see page 899, col. 1, lines 20–25).

80. Claim 27 has been given a broad reasonable interpretation by the Examiner. The Examiner notes that the step disclosed in (page 899, col. 1, lines 20–25) is functionally equivalent to the results produced by the step expressly claimed in Applicant's dependent claim 27. Therefore, the "product" that is produced by performing the step disclosed in dependent claim 8 is the functional equivalent of the "product" that is

Art Unit: 2123

produced in (page 899, col. 1, lines 20–25). Although the “step” by which the end result is different, the final result for the “step” is identical.

81. As to claim 28, Kim discloses a method wherein the threshold is a first threshold corresponding to the first magnetic field exceeding a lower threshold while increasing (see page 899, col. 1, lines 9–15).

82. Claim 21 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kim taken in view of Savtchenko further in view of Reiss as applied to claim 19 above, and further in view of Das.

83. As to claim 21, while the Kim–Savtchenko–Reiss method for simulating an MTJ MRAM models a conductance value of the MTJ in each of two bit states, the Kim–Reiss method fails to utilize a first set of coefficients for the conductance value for a positive MTJ bias voltage and utilize a second set of coefficients for the conductance value for a negative MTJ bias voltage, in at least one of the two bit states.

84. Das discloses utilizing a first set of zero, first, and second order voltage coefficient parameters for the conductance value for a positive MTJ bias voltage and utilizing a second set of zero, first, and second order voltage coefficient parameters for the conductance value for a negative MTJ bias voltage, in at least one of the two bit states. (See page 2890, col. 1, lines 18–22).

85. Claim 21 has been given a broad reasonable interpretation by the Examiner. The Examiner notes that the process disclosed in Das (page 2890, col. 1, lines 18–22) is functionally equivalent to the results produced by the steps expressly claimed in

Applicant's independent claim 21. Therefore, the "product" that is produced by performing the steps disclosed in independent claim 5 is the functional equivalent of the "product" that is produced in Das (page 2890, col. 1, lines 18–22). Although the "process" by which the end result is different, the final result for the "process" is identical.

86. Kim, Savtchenko, Reiss, and Das are analogous art because they are related to models for MTJ MRAM cells.

87. Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to utilize the method of Das in the Kim–Savtchenko–Reiss method because Das models the quasi-static hysteretic nature and thermal effects of an SDT device (see page 2889, col. 1, lines 25–28), and as a result, Das improves over his previous model for different types of giant magneto resistance (GMR) memory bits. (See page 2889, col. 1, lines 28–30).

88. Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kim taken in view of Savtchenko further in view of Reiss as applied to claim 19 above, and further in view of Maxim.

89. As to claim 23, while the Kim–Savtchenko–Reiss method for simulating an MTJ MRAM models a conductance value of the MTJ in each of two bit states, the Kim–Savtchenko–Reiss method fails to disclose generating values of G, A, B, and C by fitting low resistance state conductance data, high resistance state conductance negative bias voltage data, and high resistance state conductance positive bias voltage data for



predetermined temperatures with second order polynomials; and fitting individual polynomial coefficient parameters to first order temperature polynomials.

90. Maxim discloses a method wherein values of G, A, B, and C are generated by a method comprising: fitting low resistance state conductance data, high resistance state conductance negative bias voltage data, and high resistance state conductance positive bias voltage data for predetermined temperatures with second order polynomials (see page 396, col. 1, lines 29–34); and fitting individual polynomial coefficient parameters to first order temperature polynomials (see page 397, col. 1, lines 3–14).

91. Kim, Savtchenko, Reiss, and Maxim are analogous art because they are related to modeling of magnetic components.

92. Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to utilize the Macro–modeling of Maxim in the Kim–Savtchenko–Reiss method because Maxim achieves portability of his macro–model to SPICE simulators that do not support time integral (SDT) and time derivative (DDT) predefined ABM functions (see page 398, col. 2, lines 4–7), and as a result, Maxim reports a high computational efficiency with no convergence problems (see page 399, col. 1, last paragraph, lines 1–4).

93. Claims 24 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim taken in view of Savtchenko further in view of Reiss further in view of Maxim as applied to claim 23 above, and further in view of Dimopoulos.

94. As to claim 24, while the Kim–Savtchenko–Reiss–Maxim method simulates an MTJ MRAM modeling a conductance value of the MTJ in each of two bit states, the Kim–Savtchenko–Reiss–Maxim method fails to adjust one or more of the individual polynomial coefficient parameters to minimize a total error being measured between the second order polynomials and each of the low resistance state conductance data, the high resistance state conductance negative bias voltage data, and the high resistance state conductance positive bias voltage data.

95. Dimopoulos discloses adjusting one or more of the individual polynomial coefficient parameters to minimize a total error being measured between the second order polynomials and each of the low resistance state conductance data, the high resistance state conductance negative bias voltage data, and the high resistance state conductance positive bias voltage data (see page 146, Eq. 5.17; pages 152–154; page 160, lines 17–26; and page 161, line 1).

96. Kim, Savtchenko, Reiss, Maxim and Dimopoulos are analogous art because they are related to magnetic tunnel junctions.

97. Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to utilize the error minimization of Dimopoulos in the Kim–Savtchenko–Reiss–Maxim method because Dimopoulos fits experimental conductance curves for magnetic tunnel junctions (see page 160, lines 4–6), and as a result, Dimopoulos reports that his model describes accurately experimental data for the conductance of magnetic tunnel junctions accounting for observed temperature variations (see page 161, lines 6–9).

Art Unit: 2123

98. As to claim 25, Maxim discloses a eliminating one or more of the polynomial coefficient parameters, which have a minimal effect on error being measured (see page 397, col. 1, next to last paragraph, lines 2 and 5–8).

99. Claim 25 has been given a broad reasonable interpretation by the Examiner. The Examiner notes that the step disclosed in (page 397, col. 1, next to last paragraph, lines 2 and 5–8) is functionally equivalent to the results produced by the step expressly claimed in Applicant's dependent claim 25. Therefore, the "product" that is produced by performing the step disclosed in dependent claim 25 is the functional equivalent of the "product" that is produced in (page 397, col. 1, next to last paragraph, lines 2 and 5–8). Although the "step" by which the end result is different, the final result for the "step" is identical.

100. Claim 32 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kim taken in view of Das (2) as applied to claim 30 above, and further in view of Das.

101. As to claim 32, while Kim discloses a method for simulating an MTJ MRAM modeling a conductance value of the MTJ in each of two bit states, Kim fails to disclose utilizing a first set of coefficients for the conductance value for a positive MTJ bias voltage and utilizing a second set of coefficients for the conductance value for a negative MTJ bias voltage, in at least one of the two bit states.

102. Das discloses utilizing a first set of coefficients for the conductance value for a positive MTJ bias voltage and utilizing a second set of coefficients for the conductance

value for a negative MTJ bias voltage, in at least one of the two bit states. (See page 2890, col. 1, lines 18–22).

103. Claim 32 has been given a broad reasonable interpretation by the Examiner. The Examiner notes that the process disclosed in Das (page 2890, col. 1, lines 18–22) is functionally equivalent to the results produced by the steps expressly claimed in Applicant's independent claim 32. Therefore, the “product” that is produced by performing the steps disclosed in independent claim 32 is the functional equivalent of the “product” that is produced in Das (page 2890, col. 1, lines 18–22). Although the “process” by which the end result is different, the final result for the “process” is identical.

104. Kim, Das (2), and Das are analogous art because they are both related to computer model simulations for MTJ MRAM cells.

105. Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to utilize the method of Das in the method of Kim because Das models the quasi-static hysteretic nature and thermal effects of an SDT device (see page 2889, col. 1, lines 25–28), and as a result, Das improves over his previous model for different types of giant magneto resistance (GMR) memory bits. (See page 2889, col. 1, lines 28–30).

106. Claim 34 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kim taken in view of Das (2) as applied to claim 30 above, and further in view of Maxim.

Art Unit: 2123

107. As to claim 34, while the Kim–Das (2) method for simulating an MTJ MRAM modeling a conductance value of the MTJ in each of two bit states, the Kim–Das (2) method fails to disclose values of G, A, B, and C generated by fitting low resistance state conductance data, high resistance state conductance negative bias voltage data, and high resistance state conductance positive bias voltage data for predetermined temperatures with second order polynomials; and fitting individual polynomial coefficient parameters to first order temperature polynomials.

108. Maxim discloses a method wherein values of G, A, B, and C are generated by a method comprising: fitting low resistance state conductance data, high resistance state conductance negative bias voltage data, and high resistance state conductance positive bias voltage data for predetermined temperatures with second order polynomials (see page 396, col. 1, lines 29–34); and fitting individual polynomial coefficient parameters to first order temperature polynomials (see page 397, col. 1, lines 3–14).

109. Maxim discloses a method wherein values of G, A, B, and C are generated by a method comprising: fitting low resistance state conductance data, high resistance state conductance negative bias voltage data, and high resistance state conductance positive bias voltage data for predetermined temperatures with second order polynomials (see page 396, col. 1, lines 29–34); and fitting individual polynomial coefficient parameters to first order temperature polynomials (see page 397, col. 1, lines 3–14).

110. Maxim, Das (2), and Kim are analogous art because they are both related to macro–modeling of magnetic components.

111. Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to utilize the Macro-modeling of Maxim in the Kim-Das (2) method because Maxim achieves portability of his macro-model to SPICE simulators that do not support time integral (SDT) and time derivative (DDT) predefined ABM functions (see page 398, col. 2, lines 4-7), and as a result, Maxim reports a high computational efficiency with no convergence problems (see page 399, col. 1, last paragraph, lines 1-4).

112. Claims 35 and 36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim taken in view of Das (2) further in view of Maxim as applied to claim 34 above, and further in view of Dimopoulos.

113. As to claim 35, while the Kim-Das (2)-Maxim method simulates an MTJ MRAM modeling a conductance value of the MTJ in each of two bit states, the Kim-Maxim method fails to adjust one or more of the individual polynomial coefficient parameters to minimize a total error being measured between the second order polynomials and each of the low resistance state conductance data, the high resistance state conductance negative bias voltage data, and the high resistance state conductance positive bias voltage data.

114. Dimopoulos discloses adjusting one or more of the individual polynomial coefficient parameters to minimize a total error being measured between the second order polynomials and each of the low resistance state conductance data, the high resistance state conductance negative bias voltage data, and the high resistance state

conductance positive bias voltage data (see page 146, Eq. 5.17; pages 152–154; page 160, lines 17–26; and page 161, line 1).

115. Kim, Das (2), Maxim and Dimopoulos are analogous art because they are related to magnetic tunnel junctions.

116. Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to utilize the error minimization of Dimopoulos in the Kim–Das (2)–Maxim method because Dimopoulos fits experimental conductance curves for magnetic tunnel junctions (see page 160, lines 4–6), and as a result, Dimopoulos reports that his model describes accurately experimental data for the conductance of magnetic tunnel junctions accounting for observed temperature variations (see page 161, lines 6–9).

117. As to claim 36, Maxim discloses a eliminating one or more of the polynomial coefficient parameters, which have a minimal effect on error being measured (see page 397, col. 1, next to last paragraph, lines 2 and 5–8).

118. Claim 36 has been given a broad reasonable interpretation by the Examiner. The Examiner notes that the step disclosed in (page 397, col. 1, next to last paragraph, lines 2 and 5–8) is functionally equivalent to the results produced by the step expressly claimed in Applicant's dependent claim 36. Therefore, the "product" that is produced by performing the step disclosed in dependent claim 36 is the functional equivalent of the "product" that is produced in (page 397, col. 1, next to last paragraph, lines 2 and 5–8). Although the "step" by which the end result is different, the final result for the "step" is identical.

119. Claim 38 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kim taken in view of Das (2) as applied to claim 29 above, and further in view of Reiss.

120. As to claim 38, while the Kim–Das (2) method simulates a memory device of an MTJ MRAM, the Kim–Das (2) method fails to disclose a method of simulating an MTJ MRAM with multiple free magnetic layers.

121. Reiss discloses a model of an MTJ MRAM with multiple free magnetic layers. (See page 292, last paragraph, lines 1–6 and page 301, Fig. 14).

122. Kim, Das (2), and Reiss are analogous art because they are related to Spinelectronics and its applications.

123. Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to utilize the model of Reiss in the Kim–Das (2) method because Reiss studies how long-term Tunneling Magneto Resistance (TMR) behavior of tunnel junctions depends on the magnetic stability of the magnetically hard and soft electrodes (see page 301, next to last paragraph, lines 1–2), and as a result, Reiss reports improved efficiency of tunneling systems with an additional exchange bias layer (see page 301, 2nd paragraph, lines 1–3).

### ***Response to Arguments***

124. Applicant's arguments filed 3/21/06 have been fully considered but they are not persuasive.



125. Regarding the drawing objections, the amendment corrected all deficiencies and the objections are withdrawn.

126. Regarding the specification objections, the amendment corrected all deficiencies and the objections are withdrawn.

127. Regarding the rejections under 112, the amendment corrected all deficiencies and the objections are withdrawn.

128. Applicant's arguments with respect to claims 1–36 and 38–41 have been considered but are moot in view of the new ground(s) of rejection.

### ***Conclusion***

129. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.


130. Examiner would like to point out that any reference to specific figures, columns and lines should not be considered limiting in any way, the entire reference is considered to provide disclosure relating to the claimed invention.

131. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Juan C. Ochoa whose telephone number is (571) 272-2625. The examiner can normally be reached on 7:30AM - 4:00 PM.

132. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Paul Rodriguez can be reached on (571) 272-3753. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

133. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

\*\*\* JP 5/11/06

  
Paul L. Rodriguez 5/12/06  
Primary Examiner  
Art Unit 2425227